The integer unit has 2 ALUs for arithmetic, shift, and logical operations. Each has a 9-stage pipeline.

- The Load/Store unit can issue one load or store per cycle.
- The Floating point unit has five separate functional units. Two FP instructions can be issued per cycle. Most FP instructions have a throughput of 1 cycle, and a latency of 3 cycles.
- There’s also a graphics unit that can issue 2 instructions per cycle.
- In total, up to 4 instructions can be issued per cycle.
**Superscalar Dispatch**

- Instructions are **grouped**, fetched, and issued as a block of max \( k \) instructions.

<table>
<thead>
<tr>
<th>Grp</th>
<th>Cycle</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>IntAdd</td>
<td>ALU0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>IntAdd</td>
<td>ALU1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>LoadOp</td>
<td>LSU</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>FP0p</td>
<td>FPU0</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>IntAdd</td>
<td>ALU0</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>IntAdd</td>
<td>ALU1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>LoadOp</td>
<td>LSU</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>LoadOp</td>
<td>LSU</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>IntAdd</td>
<td>ALU0</td>
</tr>
<tr>
<td>5</td>
<td>41</td>
<td>IntAdd</td>
<td>ALU1</td>
</tr>
</tbody>
</table>

**The UltraSparc-IIi III**

- The first 3 slots of a group can hold most types of instructions, except there can be only one ECU0 and one ECU1 instruction per group.
- The fourth slot can only hold a branch or an FP instruction.

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>add %o1,55,%o2</td>
<td>ECU0</td>
</tr>
<tr>
<td></td>
<td>shl %g2,2,%g2</td>
<td>ECU1</td>
</tr>
<tr>
<td></td>
<td>ld [%fp+8],%12</td>
<td>LSU</td>
</tr>
<tr>
<td></td>
<td>fadd %f2,%f2,%f4</td>
<td>FP-Add</td>
</tr>
<tr>
<td>Grp2</td>
<td>sub %11,5,%11</td>
<td>ECU0</td>
</tr>
<tr>
<td></td>
<td>add %11,20,%o2</td>
<td>ECU1</td>
</tr>
<tr>
<td></td>
<td>ld [%fp+8],%12</td>
<td>LSU</td>
</tr>
</tbody>
</table>

**The UltraSparc-IIi IV**

- Max 2 integer instructions can be issued per cycle. They’re dispatched only if they’re in the first 3 instruction slots of the group.
- There are two integer pipelines, IEU0 and IEU1.
- Some instructions can only go to one pipeline. ADD, AND, ANDN, OR, ORN, SUB, XOR, XNOR, SETHI can go to either.
- IEU0 has special hardware for shift instructions. Two shift instructions can’t be grouped together.

**The UltraSparc-IIi IEU I**
IEU$_1$ has special hardware for instructions that set condition codes: ADDcc, ANDcc, ANDNcc, ORcc, ORNcc, SUBcc, XORcc, XNORcc. CALL, JUMPL, FCMP also use the IEU$_1$.

Two instructions that use the IEU$_1$ can’t be grouped together. For example, only one instruction that sets condition codes can be issued per cycle.

Some instructions execute for several cycles: MULScc inserts 1 bubble after it’s dispatched. SDIV inserts 36 bubbles, UDIV inserts 37 bubbles, DIVX inserts 68 bubbles.

Some instructions must complete before another instruction can be dispatched: Depending on the value of the multiplicand, SMUL inserts max 18 bubbles, UMUL 19 bubbles, MULX 34 bubbles.

Some instructions are single group, they’re always issued by themselves: LDD, STD, ADDC, SUBC, MOVcc, FMOVcc, MOVr, SAVE, RESTORE, UMUL, SMUL, MULX, UDIV, SDIV, UDIVX, SDIVX.

IEU$_4$ instructions that write to the same register can’t be grouped together:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>add %o1,55,%i6</td>
<td>ECU0</td>
</tr>
<tr>
<td>Grp2</td>
<td>ldx [%i6+0],%i6</td>
<td>LSU</td>
</tr>
</tbody>
</table>

If IEU instruction (a) reads a register that instruction (b) writes, they can’t be grouped together:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>add %o1,55,%i6</td>
<td>ECU0</td>
</tr>
<tr>
<td>Grp2</td>
<td>ldx [%i6+0],%i3</td>
<td>LSU</td>
</tr>
</tbody>
</table>

In other words, there’s a one cycle delay between an instruction that computes a value and an instruction that uses that value.

At most one control transfer instruction (CTI) can be dispatched per group: CALL, BPcc, Bicc, FB(P)cc, BPr, JMPL.

BPcc are the branch on integer condition codes with prediction instructions: BPA, BPG, BPGE, ···.

If the branch is predicted taken, the branch instruction and the instruction at the branch target can be in the same group:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>setcc</td>
<td>ECU1</td>
</tr>
<tr>
<td></td>
<td>BPcc</td>
<td>CTI</td>
</tr>
<tr>
<td></td>
<td>FADD</td>
<td>FPU (delay slot)</td>
</tr>
<tr>
<td></td>
<td>FMUL</td>
<td>FPU (branch target)</td>
</tr>
</tbody>
</table>
The UltraSparc-Ill CTI II

- If the branch is predicted not taken, the branch instruction and the following instruction can be in the same group:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>setcc</td>
<td>ECU1</td>
</tr>
<tr>
<td></td>
<td>BPcc</td>
<td>CTI</td>
</tr>
<tr>
<td></td>
<td>FADD</td>
<td>FPU (delay slot)</td>
</tr>
<tr>
<td></td>
<td>FMUL</td>
<td>FPU (sequential)</td>
</tr>
</tbody>
</table>

The UltraSparc-Ill LSU I

- Load/store instructions can only be dispatched if they’re in the first three instruction slots of a group.
- There can be one load/store dispatched per group.
- An instruction that references the result of a load cannot be in the load-group or the next group:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>LDDF [r1],f6</td>
<td>LSU</td>
</tr>
<tr>
<td>Grp2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Grp3</td>
<td>FMULD f4,f6,f8</td>
<td>FPU</td>
</tr>
</tbody>
</table>

In other words, there’s a two cycle load-delay.

The UltraSparc-Ill FPU I

- FP instructions fall in two classes, A and M. An A and an M instruction can be in the same group, but not two A or two M instructions.
- The A class: FxTOy, FABS, FADD, FAND, FCMP, FMOV, FNEG, FSUB.
- The M class: FCMP, FDIST, FDIV, FMUL, FSQRT.
- FPU instructions that write to the same register can’t be grouped together:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>FADDD f2,f2,f6</td>
<td>FPU</td>
</tr>
<tr>
<td>Grp2</td>
<td>LDF [%l6+0],f6</td>
<td>LSU</td>
</tr>
</tbody>
</table>

A FP store can be in the same group as the instruction that computes the value:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>FADDD f2,f2,f6</td>
<td>FPU</td>
</tr>
<tr>
<td></td>
<td>STD f6,[%l6+0]</td>
<td>LSU</td>
</tr>
</tbody>
</table>

Most FP instructions have a latency of 3 cycles. I.e., the result generated by instruction (a) cannot be referenced by instruction (b) until 3 cycles later:

<table>
<thead>
<tr>
<th>Group</th>
<th>Instruction</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grp1</td>
<td>FADDD f2,f4,f6</td>
<td>FPU</td>
</tr>
<tr>
<td>Grp2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Grp3</td>
<td>FMULD f4,f6,f8</td>
<td>FPU</td>
</tr>
</tbody>
</table>

FDIVD and FSQRTD have 22-cycle latencies.
The purpose of instruction scheduling is
1 to avoid pipeline stalls due to a datum not being available when needed, and
2 to keep all functional units busy, i.e. making sure that every functional unit has at least one instruction ready to execute, and
3 to fill branch delay slots.

We'll consider an algorithm, List Scheduling, that produces a topological sort of the dependence graph, while minimizing the execution time of the basic block.

Building the Dependence Graph I

- There's an edge $a \rightarrow b$ between instructions $a$ and $b$ of the dependence graph if
  1. $a$ writes to a register or location that $b$ uses:
     - $a$ \[ r_1 \leftarrow \cdots \]
     - $b$ \[ \cdots \leftarrow r_1 \]
  2. $a$ uses a register or location that $b$ writes to:
     - $a$ \[ \cdots \leftarrow [r_1 + 16] \]
     - $b$ \[ [r_1 + 16] \leftarrow \cdots \]
  3. $a$ and $b$ write to the same register or location:
     - $a$ \[ r_1 \leftarrow \cdots \]
     - $b$ \[ r_1 \leftarrow \cdots \]
  4. we don’t know if $a$ can be moved after $b$:
     - $a$ \[ [r_1 + 16] \leftarrow \cdots \]
     - $b$ \[ \cdots \leftarrow [r_2 + 32] \]

Building the Dependence Graph II

- The edge $a \rightarrow b$ is labeled with an integer latency, the delay required between the initiation times of $a$ and $b$, minus the execution time required by $a$ before any other instruction can begin executing.
- If $b$ can begin executing in the cycle after $a$ began executing, the latency is 0:

- If two cycles have to elapse between starting $a$ and starting $b$, the latency is 1:
Dependence Graph Example

Assume that a load has a latency of one cycle and takes two cycles to complete.

(1) load r2, [r1+4]
(2) load r3, [r1]
(3) add r4, r2, r3
(4) sub r5, r2, 1

Note: When building the graph we must take implicit resources like condition codes into account:
- There’s an edge \( a \rightarrow b \) if \( a \) sets a condition code and \( b \) branches on it.

List Scheduling Algorithm

Consider the dependence graph below. Let \( \text{ExecTime}[6]=2 \), and \( \text{ExecTime}=1 \) for all other instructions.

Start by labeling the nodes with the maximum possible \( \text{delay} \) from the node to the end of the block.

\[
\text{delay}[n] = \begin{cases} 
\text{ExecTime}[n] & \text{if } n \text{ is a leaf} \\
\max_{\text{succs } m \text{ of } n} (\text{latency}(n, m) + \text{delay}[m]) & \text{otherwise}
\end{cases}
\]

Example I

Consider the dependence graph below. Let \( \text{ExecTime}[6]=2 \), and \( \text{ExecTime}=1 \) for all other instructions.

\[
\begin{align*}
delay &= 5 = \text{latency}(1,2) + \text{delay}[2] = 1 + 3 = 4 \\
delay &= 3 = \text{latency}(2,4) + \text{delay}[4] = 0 + 3 = 3 \\
delay &= 5 = \text{latency}(3,4) + \text{delay}[4] = 2 + 3 = 5 \\
delay &= 3 = \max (\text{latency}(4,5) + \text{delay}[5] = 2 + 1 = 3 \\
&\quad \text{latency}(4,6) + \text{delay}[6] = 0 + 2 = 2
\end{align*}
\]
List Scheduling Algorithm II

- Next, traverse the graph from the root to the leaves.
- Select nodes to schedule.
- Keep track of the current time, CurTime.
- ETime[n] is the earliest time node n should be scheduled to avoid a stall.
- Candidates is the set of candidates (nodes which can be scheduled).
- MCands is the set of candidates with the maximum delay time to the end of the block.
- ECands is the set of candidates whose earliest start times are \( \leq \) CurTime.

REPEAT
Candidates := nodes in DAG with indegree=0;
MCands := Candidates with max Delay;
ECands := Candidates whose ETime \( \leq \) CurTime;
IF there’s just one \( m \in \) MCands THEN \( n := m \)
ELSIF there’s just one \( m \in \) ECands THEN \( n := m \)
ELSIF there’s more than one \( m \in \) MCands THEN \( n := \) Heuristics(MCands)
ELSIF there’s more than one \( m \in \) ECands THEN \( n := \) Heuristics(ECands) ENDIF;
Schedule n;
CurTime := CurTime + ExecTime[n];
FOR every successor i of n DO
ETime[i] := max(ETime[n], CurTime + Latency(n, i))
ENDFOR

List Scheduling Algorithm IV

- As usual, there are many possible heuristics to choose from:

PROCEDURE Heuristics (M : SET OF Nodes) : Node
- Pick the \( n \) from MCands with minimum ETime[n].
- Pick the \( n \) with maximum total delay to the leaves.
- Pick the \( n \) that adds the most new candidates.
- Pick the \( n \) that originally came first in the basic block.
ETime[4] = CurTime + Latency(1, 2) = 2 + 1 = 3


ETime[6] = CurTime + Latency(4, 6) = 4 + 0 = 4

ETime[2] = 3

ETime[6] = 4

How do we deal with superscalar architectures?

We can easily modify the heuristic to handle $p > 1$ pipelines:

PROCEDURE Heuristics ($M :$ SET OF Nodes) : Node

Pick a node $n$ from $M$ such that

1. instruction $n$ can execute on pipeline $P_i$, and
2. pipeline $P_i$ hasn’t had an instruction scheduled for it recently.

Typically, a basic block ends with a branch:

(1) $\text{Instr}_1$

... 

(n-1) Branch

(n) $\text{Delay Slot}$

We pick an instruction $(i)$ from the basic block to fill the delay slot, such that

1. $(i)$ is a leaf of the dependence graph (otherwise, some other instruction $b$ depends on it and would have to be executed after the branch), and
2. the branch must not depend on $(i)$ (e.g. $(i)$ can’t set the condition codes that are branched on), and
3. $(i)$ is not a branch itself.

If that doesn’t work, we can try to move an instruction from the target basic block into the delay slot:

(1) $\text{Instr}_1$

... 

(n-1) Branch L

(n) $\text{Delay Slot}$

L: $\text{Instr}_k \leftarrow$ move to delay slot!

We prefer a single-cycle instruction (like an integer add) over a multi-cycle (like a delayed load).

If we can’t find a suitable instruction, insert a nop.
Filling Delay Slots III

Calls are similar:

1. \( \text{ArgReg}_1 \leftarrow \cdots \)
2. \( \text{ArgReg}_2 \leftarrow \cdots \)

\[ \cdots \]
(n-1) \( \text{Call} \ P \)
(n) \( \text{Delay Slot} \)

There's usually an instruction \((i)\) that moves an argument into one of the argument-passing registers. We prefer to put that instruction in the delay slot.

If not, we can try to move an instruction from the next basic block (the one following the call) into the slot:

(n-1) \( \text{Call} \ P \)
(n) \( \text{Delay Slot} \)
(n+1) \( \text{Instr}_k \leftarrow \text{move to delay slot!} \)

Failing that, we insert a \text{nop}.

Readings and References

- Sun Technical manuals for UltraSparc-IIi (available from [www.sun.com](http://www.sun.com)):
  1. Chapter 1: UltraSparc-IIi Basics
  2. Chapter 2: Processor Pipeline
  3. Chapter 21: Code Generation Guidelines